Ensuring High Performance During Implementation of Security Algorithms on FPGA
Keywords:
AES; DES; FPGA; Kintex-7 Low VoltageAbstract
Cryptography has evolved into an indispensable component of modern technology. To ensure the safety and security of our critical data, which is easily accessible with a single click, it is critical to choose. In addition, comparative research is conducted using the experimental results for various critical adequate, efficient, and viable cryptographic methods. Two widely used cryptography algorithms are the Advanced Encryption Standard and the Data Encryption Standard. The AES and DES algorithms are implemented in FPGA for the Kintex-7 Low voltage at three different frequencies in this study. This research aims to determine which cryptographic method consumes the least amount of power and occupies the least amount of space. It is observed through experimental results that DES consumed 501% more total on-chip power; produced 9.8 % higher junction temperature; required 513 % more Slice LUTs, 294% more Slice Registers, and 373 % more Slices than AES implementation for Kintex-7 Low Voltage at 1.6 GHz frequency.
This study indicates that the AES implementation for the Kintex-7 Low Voltage at 1.6 GHz was the most energy and area efficient algorithm, outperforming the DES implementation for the same setup.
Downloads
References
Aljuffri, A., Huang, R., Muntenaar, L., Gaydadjiev, G., Ma, K., Hamdioui, S., & Taouil, M. (2024). The security evaluation of an efficient lightweight AES accelerator. Cryptography, 8(2), 24. https://doi.org/10.3390/cryptography8020024
Anderson, J. H. and Najm, F. N. (2004). Power estimation techniques for FPGAs, IEEE Trans. Very Large Scale Integr. (VLSI) Syst, 12(10), 1015-1027.
Azzouzi, O., Anane, M., Ghanem, M. C., Himeur, Y., & Kheddar, H. (2025). Efficient Fine-Grained LuT-Based Optimization of AES MixColumns and InvMixColumns for FPGA Implementation. Electronics, 14(24), 4912. https://www.mdpi.com/2079-9292/14/24/4912
Bisht, N., Pandey, B., & Budhani, S. K. (2023). Comparative performance analysis of AES encryption algorithm for various LVCMOS on different FPGAs. World journal of engineering, 20(4), 669-680.
Cunţan, C. D., Baciu, I., & Osaci, M. (2015). Studies on the Necessity to Integrate the FPGA (Field Programmable Gate Array) Circuits in the Digital Electronics Lab Didactic Activity. International Journal of Modern Education & Computer Science, 7(6), 9-15. doi: 10.5815/ijmecs.2015.06.02.
Das, S. S., & Resmi, R. (2014, December). An efficient VLSI implementation of AES encryption using ROM submodules and exclusion of shiftrows. In 2014 First International Conference on Computational Systems and Communications (ICCSC) (pp. 248-251). IEEE.
Dhanda, S. S., Singh, B., & Jindal, P. (2024). AES-32: An FPGA implementation of lightweight-AES for IoT Devices. International Journal of Computing and Digital Systems, 16(1). https://dx.doi.org/10.12785/ijcds/160167
Farooq, U., & Aslam, M. F. (2017). Comparative analysis of different AES implementation techniques for efficient resource usage and better performance of an FPGA. Journal of King Saud University Computer and Information Sciences, 29(3), 295-302.
Khalifa, O. O. , Islam, M. R., Khan, S. & Shebani, M. S. (2004). Communications cryptography, IEEE 2004 RF and Microwave Conf., Selangor, Malaysia, (pp. 220-223) IEEE.
Kumar, T. M., Reddy, K. S., Rinaldi, S., Parameshachari, B. D., & Arunachalam, K. (2021). A low area high speed FPGA implementation of AES architecture for cryptography application. Electronics, 10(16), 2023. https://doi.org/10.3390/electronics10162023
Levin, I. I., Dordopulo, A. I., Fedorov, A. M., & Kalyaev, I. A. (2016). Reconfigurable computer systems: from the first FPGAs towards liquid cooling systems. Supercomputing frontiers and innovations, 3(1), 22-40.
Muneshwar, A., Srinivasarao, B. K. N., & Chunduri, A. (2022). FPGA Implementation and Comparative Analysis of DES and AES Encryption Algorithms Using Verilog File I/O Operations. In Inventive Communication and Computational Technologies: Proceedings of ICICCT 2021 (pp. 835-848). Singapore: Springer Nature Singapore.
Nabil, M., Khalaf, A. A. and Hassan, S. M. (2020). Design and Implementation of Pipelined AES Encryption System using FPGA, Int J Recent Technol Eng (IJRTE), 8(5), 2565-2571.
Pandey, B., Bisht, V., Ahmad, S., & Kotsyuba, I. (2021). Increasing cyber security by energy efficient implementation of DES algorithms on FPGA. Journal of Green Engineering, 11(1), 72-87.
Renuka, G., Shree, V. U., & Reddy, P. C. S. (2018). Comparison of AES and des algorithms implemented on virtex-6 FPGA and Microblaze soft core processor. International Journal of Electrical and Computer Engineering (IJECE), 8(5), 3544-3549.
Sakamoto, T., Miyamura, M., Bai, X., Sugibayashi, T., & Tada, M. (2018). Reducing the power consumption and increasing the performance of IoT devices by using Nano-Bridge-FPGA. NEC Technical Journal, 13(1), 93-98.
Srilaya, S., & Velampalli, S. (2018, May). Performance evaluation for des and AES algorithms-an comprehensive overview. In 2018 3rd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT) (pp. 1264-1270). IEEE.
Tonde, A. R., & Dhande, A. P. (2014). Review paper on FPGA based implementation of Advanced Encryption Standard (AES) algorithm. International Journal of Advanced Research in Computer and Communication Engineering, 3(1), 4878-4880.
Yazdeen, A. A., Zeebaree, S. R., Sadeeq, M. M., Kak, S. F., Ahmed, O. M., & Zebari, R. R. (2021). FPGA implementations for data encryption and decryption via concurrent and parallel computation: A review. Qubahan Academic Journal, 1(2), 8-16.
Downloads
Published
Issue
Section
License
Copyright (c) 2026 Indonesian Journal of Cybersecurity and Emerging Risks
This work is licensed under a Creative Commons Attribution 4.0 International License.
This work is licensed under a Creative Commons Attribution 4.0 International License (CC BY 4.0) 
